Abstract-In this paper, we discuss the results of three different electrical stress tests on InP-based HEMT's and their implications toward reliability. These are hot electron (HE) stress, transmission line pulse (TLP) measurements, and RF overdrive stress. Some processing parameters have been varied to investigate their influence on reliability issues. HE stress is performed on a set of Si 3 N 4 passivated devices with increasing recess width. Degradation is observed to be largely dependent on recess width, due to changes at the InAlAs-Si 3 N 4 interface. With TLP measurements, an ESD-like reliability study is performed on devices with different types of Schottky barriers. Although epilayers with In0:40Al0:60 as Schottky material show improved breakdown and leakage characteristics over In0:52Al0:48As, pulsed stress tests reveal an earlier breakdown. Finally, the degradation under large-signal RF overdrive stress is determined with a nonlinear network measurement system (NNMS). Both on-and off-state degradation are studied with this set-up. Results appeared to be strongly dependent on the phase difference between the stress voltage waves applied at the device ports.
I. INTRODUCTION
T HE INCREASING need for bandwidth and high-speed telecommunications links demand ever increasing operating frequencies. For frequencies of typically 1 GHz and beyond, GaAs MESFET's and PHEMT's represent a very appropriate technology for low-power, low-noise operation and have found their way from military-oriented applications into such commercial mass market products as mobile phones, satellite dishes, and collision avoidance radars. InP-based HEMT's have been under development the last years and can take the operating frequency of III-V-based devices and circuits up to 100 GHz and beyond [1] - [3] . This performance improvement is based on the higher conduction band discontinuity and increased mobility and saturation velocity in the InGaAs channel. The drawback of this material concept is the smaller band gap in the channel compared to the GaAs-based HEMT's, resulting in impact ionization [4] and the related kink effect [5] . This can be suppressed by either layer structure optimization [6] or using a dual-gate layout [7] .
Not only for commercial, but especially for space applications, one stringent condition for InP to become a success is reliability. So far, however, the reliability evaluation of InP HEMT's has been mainly carried out using high-temperature accelerated stress experiments, while the field of purely electrical stressing has been explored much less. This paper contributes to fill this gap by presenting different electrical testing methods applied to in-house made devices, as well as their results.
In recent years within IMEC, a stable process has been developed for fabrication of InP-based 0.15-m InGaAs/InAlAs HEMT's and MMIC's for several applications up to 110 GHz. Both this mature "standard" technology [8] and the performance of circuits based on this process are described elsewhere [9] , [10] . Now that InP is getting closer to commercial applications, not only performance but also reliability is an important issue in the race against other competitors like GaAs. For that reason, we subjected the devices to different types of stress to further optimize the technology toward reliability.
After giving a brief overview of the technology used in Section II, this paper treats the effect of recess width on device degradation under hot electron (HE) stress in Section III. In Section IV, degradation of devices subjected to pulsed stress with a transmission line pulse (TLP) set-up is studied for different Schottky barrier compositions. Finally, results of realtime degradation under large-signal RF overdrive with the nonlinear network measurement system (NNMS) are presented in Section V. These measurements are performed in both onand off-state.
II. DEVICE FABRICATION
All HEMT's are based on a very basic heterojunction layer structure, which is widely available from commercial suppliers. It consists of a 20-nm fully lattice matched In Ga As channel and carriers are supplied by a Si -doping, with a 6-nm In Al As spacer in between. The 7-nm heavily Si-doped In Ga As cap layer, on top of 20-nm In Al As Schottky material, is used for ohmic contact formation. A schematic cross section of the device is given in Fig. 1 ing, are discussed in detail in [8] . The 60% Al containing Schottky layer is studied for its increased bandgap and thus improved Schottky barrier height [11] . This results in lower gate leakage current and thus a higher gate-drain breakdown voltage.
After wet mesa etching, the ohmic metal scheme is applied by e-beam evaporation [12] . The next level is Cr/Au and defines contact pads, transmission lines, and ground planes. For circuit applications, a possible next step is sputtering of NiCr to obtain thin-film resistors. The most critical step in device processing is the definition of the 0.15-m T-shaped gate by e-beam exposure of two-level resist. After selective recess etching with a succinic acid-based solution, Pt/Ti/Pt/Au is deposited as gate metal. Next, Si N is deposited by PECVD for device passivation and fabrication of MIM capacitors. The final processing step consists of 1.5-m Au electro-plating and requires two levels of lithography for air bridges to be included.
With these eight levels of lithography (seven optical and one e-beam), a wide variety of circuit functions can be obtained based on active devices and passive components like resistors, MIM-capacitors, and spiral inductors.
III. HOT ELECTRON STRESS
Before deposition of the gate metal, the Si-doped InGaAs cap layer (7 nm) is selectively etched with a succinic acidbased mixture [13] . Because of this selectivity, an overetch can be used for lateral widening of the recessed area. Samples with recess times varying from 1 to 10 min have been prepared and characterized. The etch modifies several device characteristics as the threshold voltage ( ), the transconductance ( ), the drain-gate breakdown voltage (defined as the dc reverse gate-drain bias at mA/mm with source floating), and parasitic such as the source and drain resistances; a tradeoff among these parameters is to be sought for optimum performance.
increases linearly from 2 V (1 min recess) to 14 V (10 min), due to the reduction of the lateral electric field. The lateral etching of the cap also induces increased source and drain resistances. Because the etching is not fully selective, the Schottky layer gets slightly etched, resulting in a positive shift of 0.05 V/min. Based on these results and on additional HF measurements, an optimum recess etch time of 3 min was chosen. This 3-min etch was determined by atomic force microscopy to correspond to a lateral etch of 150 nm on each side of the gate.
We applied HE stress cycles to samples with a recess time of 1, 2, 3, 5, and 10 min, in order to investigate the recess width influence on the device robustness in the presence of large electric fields. After the prestress characterization, the devices were stressed by biasing them in the saturation region under high drain-source voltage conditions. was chosen to be at maximum transconductance. The stress begins at the value giving a V (when measuring the output characteristics, never exceeds 2.4 V, in order not to stress the devices during measurement cycles). Every 15 min, is increased with 0.25 V. Measurements are also performed every 15 min, except during the first 15 min, where the stress is stopped after 1, 3, 5, 10, and 15 min, in order to detect the initial variations. Fig. 2 shows the reduction of during the HE stress for a 10-min recessed device. The degradation increases gradually with stress time and voltage (up to V). After a fast decrease in the first steps of the stress, the transconductance eventually saturates. The experimental time dependence can be described by an exponential fit, as underlined by the regression plotted in the figure. Fig. 3 shows the recess etch time dependence of the reduction. The wide-recessed devices show the most severe degradation under HE stress, while in the 1-min case, no significant performance degradation can be noticed. These results are consistent with previously published data on HE stressing of InP HEMT's [14] , [15] , where the degradation is attributed to electron capture at the interface between the device surface and the passivation over the drain-gate access region. This leads to increased surface depletion, hence to larger drain resistance, which degrades the open-channel drain current and . Recently, this effect is also observed by Wakita et al. [16] . The wider the exposed InAlAs surface, the more pronounced this degradation mode, as shown by Fig. 3 . Since vertical etching of the whole InGaAs cap layer takes approximately 1 min, hardly any lateral etching occurs in this case, and the 1-min devices do not degrade. On the other hand, with a 10-min etch, the cap is removed completely between source and drain, and the reduction is maximum. To summarize, the gate recess width has been shown to have a dramatic influence on the HEMT HE robustness. Moreover, the simple measurement of cannot be used to forecast the HE reliability, since different mechanisms are responsible for each effect. Increasing the recess width improves by reducing the lateral electric field, but this also implies an increase in the InAlAs-SiN interface, resulting in lower HE robustness.
IV. TLP MEASUREMENTS
In this section, we present the results of TLP measurements on devices, based on the two types of epilayers described in Section II. The TLP set-up is similar to ones others have used for reliability studies on several structures, like ohmic contacts, Schottky diodes, and HBT's [17] , [18] . With this set-up, 100-nS square current pulses can be injected on-wafer into the gate electrode. The drain is floating, so we essentially study the reverse diode behavior of the Schottky barrier. Two types of stress have been performed with this TLP set-up.
A. TLP Step-Up Stress
During step-up stress both the current through and voltage across the device are monitored, and for low current injection they are both square pulses. If now the voltage across the device will increase per pulse (increased current injection), it will reach the snapback voltage ( ) where the diode gets reverse conducting, due to avalanche breakdown. Fig. 4 shows the transient of such a pulse. After the diode being highly resistive during 10 nS, the voltage drops to a lower level, according to the reverse conducting mode. The value it now assumes is the holding voltage needed to maintain the reverse avalanching. Oscillations on the voltage trace are due to the change in impedance of the device. For that reason, a 50-resistor is put in parallel with the device to obtain reflection-free pulses in the highly resistive region. Up to this point, no permanent damage is introduced. Permanent degradation of the diode can be induced at further increase of injected current. Fig. 5 shows the extracted results of a series of step-up measurements on a single device ( m). and are the average of the transient between 50-100 nS (so after eventual snapback). The curve starts with a 50-line, due to the parallel shunt, up to the point where snapback occurs and the diode gets conducting. Then a low resistive region follows until permanent damage is done. The snapback voltage is a measure for up to which level the diode will operate in its normal mode. From that point on, the electrical material properties change due to the injection of thermal energy, and the diode starts operating in the conductive mode. For this reason, the snapback voltage is a measure for reliability, and its value is determined for several devices of both types of Schottky composition. be explained by the difference in thermal properties of the two Schottky types. Similar behavior has been reported for GaAs MESFET's [19] . So, although the Al increase improves the low stress dc behavior and the noise performance [20] , it reduces the stability of the gate diode under pulsed high voltage/current stress.
B. TLP Repetitive Stress
For repetitive stress, the set-up is identical to step-up stress when omitting the 50-shunt resistor, resulting in the full current being injected into the device only. The stress level is now chosen in the region where the diode is in reverse conducting mode. The diodes are stressed with numerous current pulses until failure, which is defined as a 5% change in dc leakage current. The stress sequence consists of 100 pulses of 20 mA, followed by the same number of 30-, 40-, 60-, 80-, and 100-mA pulses. Fig. 7 displays after how many pulses of this stress scheme the individual devices fail catastrophically. Again, a two-fold conclusion can be drawn. The number of pulses to failure clearly depends on initial gate leakage current and there is again a big difference between the two material types. The linear fit is only made to illustrate this difference and has no physical meaning.
We have shown that TLP stress adds a valuable method for reliability testing, and that dc measurements solely are not sufficient. The degradation mechanisms involved with this type of stress are mainly Schottky-material-related.
V. RF OVERDRIVE STRESS
For real-time measurement of device degradation under RF overdrive stress, we use the nonlinear network measurement system (NNMS), which is described in more detail in [21] and [22] . It allows us to measure both phase and amplitude of the incident and scattered traveling voltage waves at the device ports. From this, the current and voltage waveforms can be derived, giving insight in the instantaneous currents and voltages during operation. The phase difference ( ) ( ( ) 0 ) between the two excitation signals at gate ( ) and drain ( ) has a random value, but is fixed during a single stress experiment. This set-up has two advantages over previously presented large-signal waveform measurements [23] . First, we can measure the four travelling voltage waves without the use of switches, implying the possibility of studying degradation as a function of the phase difference between the excitation signals at both ports. Second, the set-up allows us to sample the waveform during stress without stopping the test. All together, this supplies us with a method to characterize reliability without disconnecting and switching of the set-up. Fig. 8 shows the off-state ( V and V) waveform degradation of pseudomorphic devices ( m) during 8 min of stress with ( ) . The extreme bias condition is chosen to obtain a clear degradation and to show the possibilities of the set-up. The incident powers of the excitation waves and are 7.3 and 6.2 dB (1 mW), respectively, with a fundamental frequency of 1 GHz. In Fig. 9 the instantaneous values of and are plotted for ( ) and ( ) before and after 10 min of HF stress. The figure clearly shows that for the phase difference ( ) , the change in gate leakage current is much more severe than for the ( ) case. This can be explained by the constructive interference the two excitation signals have at phase differences close to 180 . This means that under stress, higher instantaneous voltages and currents through the gate-drain diode are obtained, causing a faster degradation of the device. Other dc electrical parameters that show the degradation for ( ) ( ) are V (0.1 V) and mS/mm ( 5 mS/mm). These results consistently show a larger degradation for the 152 case. By Tkachenko [24] , the degradation is attributed to impactionization-induced avalanche breakdown, as a result of highly energetic electrons injected by the gate in the channel. The threshold voltage does not change after stress, indicating that there is no change in the Schottky layer, and therefore the effect can be attributed to the interface between InAlAs and the passivating nitride.
Also, on-state degradation tests are performed ( V and V). Input powers are both 3 dB (1 mW) and Although RF overdrive stress, especially when performed under extreme bias conditions, induces several degradation mechanisms in parallel, it approaches practical device operation the closest.
VI. CONCLUSIONS
InP-based HEMT's, fabricated with the IMEC standard process, have been subjected to several electrical stress tests. From each type of stress, conclusions can be drawn for further optimization of both layer structure and process toward a device with increased reliability.
The open-channel hot electron stress revealed a decreasing device robustness with increasing recess width. This is attributed to electron capture at the InAlAs-SiN interface, leading to increased surface depletion and drain resistance. We observed a linear increase of device degradation (namely, a transconductance reduction) on recess width. Therefore, the drain-gate breakdown voltage, which is larger for larger recess widths, cannot be used as an indicator of device robustness.
From the TLP step-up measurements, it can be concluded that snapback voltage (and thus failure) depends linearly on initial . Additionally, a distinction is made between the two types of Schottky composition. Although the 60% Al containing layers generally show a better dc breakdown performance, they break down faster under pulsed stress (4-6 V). A similar result comes out of the repetitive stress tests. With increasing initial gate leakage current, the number of pulses to failure goes down, and again the 48% Al containing Schottky barrier performs better. The higher the leakage current, the higher the energy dissipation per pulse in the Schottky barrier, resulting in early breakdown. The layer dependence can be attributed to altered thermal properties and the highly diffusive character of Al, leading to interface degradation after energy dissipation by the pulses. Depending on the operating conditions (dc bias, applied RF power, and frequency), different failure mechanisms are triggered under RF overdrive stress. Our experiments show qualitatively that the time constant related with on-state stress is significantly larger compared to that of off-state stress. The time constant in HE stress (which is an on-state stress method) is comparable with the RF on-state stress.
Ultimately, we have presented three types of reliability testing methods of which each gives insight in different mechanisms that can lead to failure of the device under test. Reliability studies should never be based on a single testing method. Only a combination of elevated temperature storage, HE stress, pulsed stress, RF stress, and other available techniques will give a good indication of reliability of the device under study.
